 Michael Schloh von Bennewitz
|
0846cc8f95
|
Resize and reposition bottom layer SWD contacts to testjig standard header.
|
4年前 |
|
Michael Schloh von Bennewitz
|
5dd172c1c9
|
Resolve #182 by adding breakout circuits for GND and 3V3 to rail edges.
|
4年前 |
|
Michael Schloh von Bennewitz
|
fb799c1632
|
Modify antenna modification text to at least include jumper numbers.
|
4年前 |
|
Michael Schloh von Bennewitz
|
ef09d61643
|
Replace 1K value with 2K4 for R40 to dim power indicator LED D3.
|
4年前 |
|
Michael Schloh von Bennewitz
|
66cc2e4438
|
Remove paste on DNP R41, backout 8819d77 15/18pF, and correct placements.
|
4年前 |
|
Michael Schloh von Bennewitz
|
8819d778aa
|
Resolve #123 by replacing C94 and C95 values with 18pF following analysis.
|
4年前 |
|
Michael Schloh von Bennewitz
|
76f8fc95be
|
Partially resolve #55 by reducing vias and severed traces in the RF path.
|
4年前 |
|
Michael Schloh von Bennewitz
|
79794b0a07
|
Correct the mask clearance for the RF switch causing a paste problem.
|
4年前 |
|
Michael Schloh von Bennewitz
|
bd529efcb4
|
Modify and consolidate both ferrite beads according to manufacturer advice.
|
4年前 |
|
Michael Schloh von Bennewitz
|
daa7f7c387
|
Reconnect solderfield pads and satisfy board fabricator trace to hole.
|
4年前 |
|
Michael Schloh von Bennewitz
|
2287982aa1
|
Improve descriptive text on prototype assembly frame top layer.
|
4年前 |
|
Michael Schloh von Bennewitz
|
659c316ae0
|
Bump revision numbers, dates, and copyright pending release to manufacturing.
|
4年前 |
|
Michael Schloh von Bennewitz
|
68bb4141e3
|
Add via stiching to more closely resemble the antenna datasheet reference.
|
4年前 |
|
Michael Schloh von Bennewitz
|
0904bbdda6
|
Resolve #31 by adding via stiching to feed lines, pending RF tests.
|
4年前 |
|
Michael Schloh von Bennewitz
|
234e679a69
|
Correct misaligned trace on board edge and oversized trace near cutout.
|
4年前 |
|
Michael Schloh von Bennewitz
|
f36857e49e
|
Reverse UFL and try to finish chip antenna and 50 ohm feed line traces.
|
4年前 |
|
Michael Schloh von Bennewitz
|
80951d020f
|
Integrate manufacturer advice from Johanson on AE5 corner placement.
|
4年前 |
|
Michael Schloh von Bennewitz
|
c6ed8ea5c8
|
Reposition chip antenna to improve return loss at the target frequency.
|
4年前 |
|
Michael Schloh von Bennewitz
|
95308f748c
|
Set default track width, spacing, via size, and hole diameters suitably.
|
4年前 |
|
Michael Schloh von Bennewitz
|
670ea5ea44
|
Try a risky consolidation of switch circuits from 39 ohm series to 220.
|
4年前 |
|
Michael Schloh von Bennewitz
|
7d374fafcc
|
Try to reach magic number of fourty seven tape feeders by consolidation.
|
4年前 |
|
Michael Schloh von Bennewitz
|
fb71af7c10
|
Resolve #160 by laboriously rerouting test point trace to an unsused pin.
|
4年前 |
|
Michael Schloh von Bennewitz
|
55b36219e6
|
Improve to partially accommodate #147 bus power to backpower a host.
|
4年前 |
|
Michael Schloh von Bennewitz
|
47cf21d85a
|
Resolve #164 by consolidating most parts in the comment suggestion.
|
4年前 |
|
Michael Schloh von Bennewitz
|
731c5e9822
|
Correct load capacitor values for LSE and modify HSE on assumptions.
|
4年前 |
|
Michael Schloh von Bennewitz
|
33ff35773c
|
Begin process of reducing unique part count by DNP identifying 0R.
|
4年前 |
|
Michael Schloh von Bennewitz
|
c965b8a3f8
|
Adjust schematic labels, relabel D8 designator to D3, and regenerate layout.
|
4年前 |
|
Michael Schloh von Bennewitz
|
bb1358e0cd
|
Try to resolve #161 and #162 mechanical engineering problems.
|
4年前 |
|
Michael Schloh von Bennewitz
|
59b01f1a56
|
Resolve 155 by adding minimal but important extra notation for alternates.
|
4年前 |
|
Michael Schloh von Bennewitz
|
a2fe5b3342
|
Resolve #158 and #159 by balancing resistance values of light diodes.
|
4年前 |
|
Michael Schloh von Bennewitz
|
7d6f26ec2c
|
Improve placement of ground indicator symbol in the bottom silkscreen.
|
4年前 |
|
Michael Schloh von Bennewitz
|
72d65899a0
|
Solve automation vision errors #145 by positioning and removing fiducials.
|
4年前 |
|
Michael Schloh von Bennewitz
|
08e361811f
|
Route reset signal from controller chip to host, solving #153.
|
4年前 |
|
Michael Schloh von Bennewitz
|
84c7614e99
|
Hack the horizontal J4 UART connector notation to accommodate an edge.
|
4年前 |
|
Michael Schloh von Bennewitz
|
f790aa3252
|
Reposition fiducials according to automation test results, and add FID6.
|
4年前 |
|
Michael Schloh von Bennewitz
|
7f64df9903
|
Improve notations of programming connector headers avoiding JTAG.
|
4年前 |
|
Michael Schloh von Bennewitz
|
7af8ba97f5
|
Improve fiducial size, form, placement, and structure to resolve #145.
|
4年前 |
|
Michael Schloh von Bennewitz
|
eb74067f05
|
Add test points for USB data quality assurance (especially type C.)
|
4年前 |
|
Michael Schloh von Bennewitz
|
d6f0deb432
|
Increase track widths and reduce (sloppy) vias in RF paths to antennas.
|
4年前 |
|
Michael Schloh von Bennewitz
|
02bbb27912
|
Remove paste from unpopulated chip antenna passive pads and clarify.
|
4年前 |
|
Michael Schloh von Bennewitz
|
d8106ebb3a
|
Add structures and circuits to support forthcoming test jig construction.
|
4年前 |
|
Michael Schloh von Bennewitz
|
5a29587d8e
|
Work on #141 by integrating pi networks to match impedence in antennas.
|
4年前 |
|
Michael Schloh von Bennewitz
|
dfae2135e6
|
Adjust label spacing slightly on designator text in the silkscreen.
|
4年前 |
|
Michael Schloh von Bennewitz
|
c80ec05067
|
Correct electronic design rules check results pending imminent release.
|
4年前 |
|
Michael Schloh von Bennewitz
|
035f934f79
|
Repour lost filled areas on all layers, forgotten in last commit.
|
4年前 |
|
Michael Schloh von Bennewitz
|
e71589f739
|
Reshape and position the hack that silkscreen indicator bar.
|
4年前 |
|
Michael Schloh von Bennewitz
|
f143228cb3
|
Selectively remove paste apertures and replace hole cuts with drills.
|
4年前 |
|
Michael Schloh von Bennewitz
|
9702fcfc69
|
Improve name text of artist signature which was too long before.
|
4年前 |
|
Michael Schloh von Bennewitz
|
9f370cd029
|
Annotate J5 and J20 according to their serial protocols in silkscreens.
|
4年前 |
|
Michael Schloh von Bennewitz
|
3dfc431d97
|
Mark the first JTAG SWD debug interface connector in the silkscreen.
|
4年前 |
