 Michael Schloh von Bennewitz
|
57d2b72b53
|
Add test point loops and correct sized mounting holes.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
2a1cbb6ddb
|
Add nested part to allow either DFN or SOIC EEPROMs to be used.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
69acaf3e33
|
Add EEPROM, jumpers, and connector pending migration to hat format.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
54e8c2e73c
|
Correct schematics after electric rules check results in warnings.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
37dbf8f109
|
Adequately improve and clarify power circuit design for bug #12.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
fc60477441
|
Correct poor abstraction bug #4 and generally complete Microchip circuits.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
ff52db338c
|
Annotate symbols, correct power circuits, and assign footprints.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
c2b37009ee
|
Add remaining circuits to almost complete minimum MCU application.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
202089cd61
|
Complete draft design of RF switch for power amplifier and HF circuits.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
8731ecd254
|
Create and add a SKY13373 RF switch with corresponding symbol and footprint.
|
4 年之前 |
|
Michael Schloh von Bennewitz
|
ea03063239
|
Initialise schematic hierarchy and add nested blocks for controller logic.
|
4 年之前 |
