Home Esplora Aiuto
Accedi
NLNetfound
/
dsendcomm
2
2
Forka 0
Codice Problemi 82 Pull Requests 0 Rilasci 5 Wiki Attività
286 Commit
1 Ramo (Branch)
64MB
Albero (Tree): ea19d4720a
master
REL_2
PRE_2
REL_1
PRE_1
DCHK_1
Rami (Branch) Tag
${ item.name }
Crea branch ${ searchTerm }
da 'ea19d4720a'
${ noResults }
Grafico dei commit

9 Commit (ea19d4720a96060c9f2f3a2913c61c7d16e9f298)

Autore SHA1 Messaggio Data
  Michael Schloh von Bennewitz b91f6a00b8 Regenerate foil apertures to match panel corrections near J4 connector. 4 anni fa
  Michael Schloh von Bennewitz 9afc5ee2ca Correct the target output directory path to correspond with foils. 4 anni fa
  Michael Schloh von Bennewitz 659c316ae0 Bump revision numbers, dates, and copyright pending release to manufacturing. 4 anni fa
  Michael Schloh von Bennewitz 409d07abe1 Redesign panel and foil for board fabrication after adding via stiching. 4 anni fa
  Michael Schloh von Bennewitz d94aab0e8a Update to state of panel pending 0.9.4 release to board fabrication. 4 anni fa
  Michael Schloh von Bennewitz f143228cb3 Selectively remove paste apertures and replace hole cuts with drills. 4 anni fa
  Michael Schloh von Bennewitz 8e9ea6370a Generate and curate parts list, panel design, and stencil foil. 4 anni fa
  Michael Schloh von Bennewitz 819a415fc9 Modify deprecated secure element model to new ATECC608B throughout. 4 anni fa
  Michael Schloh von Bennewitz bb8473ae5a Complete production grade panelisation and foil design for LPKF frames. 4 anni fa
Europalab Devices | Networks
italiano
italiano English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil polski български suomi Türkçe čeština српски svenska 한국어
JavaScript licenses API DigitalOcean Impressum Datenschutz