Home Esplora Aiuto
Accedi
NLNetfound
/
dsendcomm
2
2
Forka 0
Codice Problemi 82 Pull Requests 0 Rilasci 5 Wiki Attività
286 Commit
1 Ramo (Branch)
64MB
Albero (Tree): ea19d4720a
master
REL_2
PRE_2
REL_1
PRE_1
DCHK_1
Rami (Branch) Tag
${ item.name }
Crea branch ${ searchTerm }
da 'ea19d4720a'
${ noResults }
Grafico dei commit

2 Commit (ea19d4720a96060c9f2f3a2913c61c7d16e9f298)

Autore SHA1 Messaggio Data
  Michael Schloh von Bennewitz 659c316ae0 Bump revision numbers, dates, and copyright pending release to manufacturing. 4 anni fa
  Michael Schloh von Bennewitz bb8473ae5a Complete production grade panelisation and foil design for LPKF frames. 4 anni fa
  Michael Schloh von Bennewitz fe06fd495f Adjust track width, via drills, and annular rings to minimum specs. 4 anni fa
  Michael Schloh von Bennewitz 8d28560c4e Tighten tolerances to highest four layer ENIG cheap fabrication capacity. 4 anni fa
  Michael Schloh von Bennewitz f779b7999a Adapt layers and tolerances to correspond with four layer qualities. 4 anni fa
  Michael Schloh von Bennewitz a71b05cc81 Prepare for layout edition in BGA with corresponding traces and vias. 4 anni fa
  Michael Schloh von Bennewitz 41e5f095e8 Include more project boilerplate structure and library cache. 4 anni fa
  Michael Schloh von Bennewitz 56dfb433cc Initialise hardware engineering for imminent schematic capture. 4 anni fa
Europalab Devices | Networks
italiano
italiano English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil polski български suomi Türkçe čeština српски svenska 한국어
JavaScript licenses API DigitalOcean Impressum Datenschutz