NLNetfound
/
dsendcomm
2
2
Forka 0
Codice Problemi 82 Pull Requests 0 Rilasci 5 Wiki Attività
218 Commit
1 Ramo (Branch)
64MB
Albero (Tree): fb71af7c10
Rami (Branch) Tag
${ item.name }
Crea branch ${ searchTerm }
da 'fb71af7c10'
${ noResults }
Grafico dei commit

2 Commit (fb71af7c1043dca2bbffdf2457eb9b51e4a4e5f8)

Autore SHA1 Messaggio Data
  Michael Schloh von Bennewitz 50e65f2bcb Add mounting holes to the test jig and avoid upside down text in panels. 4 anni fa
  Michael Schloh von Bennewitz d8106ebb3a Add structures and circuits to support forthcoming test jig construction. 4 anni fa
  Michael Schloh von Bennewitz 060584f6bc Complete milestone 'Blank FR4 design' for remaining device formats. 4 anni fa