#160 Conflicting GCLK0 is used for LSE tests

Chiuso
aperto 4 anni fa da Michael Schloh von Bennewitz · 2 commenti

Conflicting GCLK0 is used for LSE tests

Problem environment

A MCU GPIO pin is used to output the LSE crystal frequency to the GCLK0 timer, which is used by default to set the general controller speed.

Steps to reproduce

  1. Refer to the schematic
  2. Refer to the MCU datasheet
  3. Locate documentation regarding clock output

Expected result

A MCU GPIO pin is chosen and routed according to the ability to duplicate the LSE frewquency output to a timer other than GCLK0.

Actual result

The LSE frequency output is duplicated to a MCU GPIO pin that is only able to use the GCLK0 timer circuit.

Workaround

Reprogram the I²C data pin to carry the LSE frequency crystal's output signal, and remove the pull up resistor and other parts connected to the I²C data pin. Measure LSE output at the new hacked pin circuit, after programming the chip to route the signal to GCLK3.

Severity level

This is low priority because crystal tuning and clock hacking are not one of the use cases supported.

# Conflicting GCLK0 is used for LSE tests ## Problem environment A MCU GPIO pin is used to output the LSE crystal frequency to the GCLK0 timer, which is used by default to set the general controller speed. ## Steps to reproduce 1. Refer to the schematic 1. Refer to the MCU datasheet 1. Locate documentation regarding clock output ## Expected result A MCU GPIO pin is chosen and routed according to the ability to duplicate the LSE frewquency output to a timer other than GCLK0. ## Actual result The LSE frequency output is duplicated to a MCU GPIO pin that is only able to use the GCLK0 timer circuit. ## Workaround Reprogram the I²C data pin to carry the LSE frequency crystal's output signal, and remove the pull up resistor and other parts connected to the I²C data pin. Measure LSE output at the new hacked pin circuit, after programming the chip to route the signal to GCLK3. ## Severity level This is **low priority** because crystal tuning and clock hacking are not one of the use cases supported.
Michael Schloh von Bennewitz added the
enhancement
label 4 anni fa
Michael Schloh von Bennewitz added the
help wanted
label 4 anni fa
Michael Schloh von Bennewitz aggiunta alle pietre miliari Final schematic and layout design 4 anni fa
Michael Schloh von Bennewitz 4 anni fa ha commentato
Proprietario
Pin Clock-ID I/O In-use
G8 GCLK_IO[1] PA15 CRYOUT
F7 GCLK_IO[2] PA16 I²C-SDA
E6 GCLK_IO[3] PA17 I²C-SCL
D8 GCLK_IO[6] PA22 202101
D7 GCLK_IO[7] PA23 No
C7 GCLK_IO[1] PB23 No
E5 GCLK_IO[0] PB22 202012

All other GCLK compatible pins support GCLK_IO[0] only, according to the SAM R34/R35 datasheet page 14.

| Pin | Clock-ID | I/O | In-use | | ---- | ---- | ---- | ---- | | G8 | GCLK_IO[1] | PA15 | CRYOUT | | F7 | GCLK_IO[2] | PA16 | I²C-SDA | | E6 | GCLK_IO[3] | PA17 | I²C-SCL | | D8 | GCLK_IO[6] | PA22 | 202101 | | D7 | GCLK_IO[7] | PA23 | No | | C7 | GCLK_IO[1] | PB23 | No | | E5 | GCLK_IO[0] | PB22 | 202012 | All other GCLK compatible pins support GCLK_IO[0] only, according to the [SAM R34/R35 datasheet](https://ww1.microchip.com/downloads/en/DeviceDoc/SAM-R34-R35-Low-Power-LoRa-Sub-GHz-SiP-Data-Sheet-DS70005356C.pdf) page 14.
Michael Schloh von Bennewitz 4 anni fa ha commentato
Proprietario

Solved in fb71af7 by rerouting testpoint TP13 from E5 (PB22/GCLK0) to D8 (PA22/GCLK6) and modifying firmware sample files respectively.

Solved in fb71af7 by rerouting testpoint TP13 from E5 (PB22/GCLK0) to D8 (PA22/GCLK6) and modifying firmware sample files respectively.
Effettua l'accesso per partecipare alla conversazione.
No Assignees
1 Partecipanti
Data di scadenza

Nessuna data di scadenza impostata.

Dependencies

This issue currently doesn't have any dependencies.

Loading…
Annulla
Salva
Non ci sono ancora contenuti.