Europalab Devices produces a LoRaWAN transmitting client node, specialised for higher research of actuator and sensor assisted IoT networks. https://dev.europalab.com/nlnet/20200000/
Ви не можете вибрати більше 25 тем Теми мають розпочинатися з літери або цифри, можуть містити дефіси (-) і не повинні перевищувати 35 символів.
Michael Schloh von Bennewitz d8d2d02ef2 Correct missing entry for line number two, by renumbering lines. 4 роки тому
..
billofmat Correct missing entry for line number two, by renumbering lines. 4 роки тому
fabplace Update the automated placement configuration accordingly. 4 роки тому
fabprint Regenerate schematic designs for use in RF analysis and consultation. 4 роки тому
libraries Modify deprecated secure element model to new ATECC608B throughout. 4 роки тому
modules Resolve #154 again by correcting the 2mm and 1,6mm mounting holes to 1,8mm. 4 роки тому
.gitignore Include positions for forthcoming tool configuration and machine import. 4 роки тому
LICENSE Add project infrastructure files corresponding to hardware engineering. 5 роки тому
conn-mchip.sch Improve to partially accommodate #147 bus power to backpower a host. 4 роки тому
conn-stmicro.sch Bump version numbers pending panelisation and prepare to manufacture. 4 роки тому
ctrl-mchip.sch Try a risky consolidation of switch circuits from 39 ohm series to 220. 4 роки тому
ctrl-stmicro.sch Adjust schematic labels, relabel D8 designator to D3, and regenerate layout. 4 роки тому
dscomm-cache.lib Implement design review suggestions to resolve #61 and #62. 4 роки тому
dscomm-frame.kicad_pcb Resolve #154 again by correcting the 2mm and 1,6mm mounting holes to 1,8mm. 4 роки тому
dscomm-panel.kicad_pcb Correct electronic design rules check results pending imminent release. 4 роки тому
dscomm-panel.pro Complete production grade panelisation and foil design for LPKF frames. 4 роки тому
dscomm-stencil.kicad_pcb Selectively remove paste apertures and replace hole cuts with drills. 4 роки тому
dscomm-stencil.pro Complete production grade panelisation and foil design for LPKF frames. 4 роки тому
dscomm-tstjig.kicad_pcb Add a specifications based representation of a J-Link mini device. 4 роки тому
dscomm-tstjig.pro Add mounting holes to the test jig and avoid upside down text in panels. 4 роки тому
dscomm.kicad_pcb Integrate manufacturer advice from Johanson on AE5 corner placement. 4 роки тому
dscomm.net Try a risky consolidation of switch circuits from 39 ohm series to 220. 4 роки тому
dscomm.pro Correct recent tolerance configuration with redundant via diamters. 4 роки тому
dscomm.sch Reposition fiducials according to automation test results, and add FID6. 4 роки тому
elabdev-black.kicad_wks Include more project boilerplate structure and library cache. 4 роки тому
elabdev-white.kicad_wks Include more project boilerplate structure and library cache. 4 роки тому
feat-mchip.sch Resolve #164 by consolidating most parts in the comment suggestion. 4 роки тому
form-arduino.kicad_pcb Bump hardware revision number pending tag for design review. 4 роки тому
form-arduino.pro Complete milestone 'Blank FR4 design' for remaining device formats. 4 роки тому
form-arduino.sch Bump version numbers pending panelisation and prepare to manufacture. 4 роки тому
form-beagle.kicad_pcb Bump hardware revision number pending tag for design review. 4 роки тому
form-beagle.pro Complete milestone 'Blank FR4 design' for remaining device formats. 4 роки тому
form-beagle.sch Bump version numbers pending panelisation and prepare to manufacture. 4 роки тому
form-bmicro.kicad_pcb Bump hardware revision number pending tag for design review. 4 роки тому
form-bmicro.pro Redevelop, correct corners, and add connections to format variants. 4 роки тому
form-bmicro.sch Bump version numbers pending panelisation and prepare to manufacture. 4 роки тому
form-frdm.kicad_pcb Bump hardware revision number pending tag for design review. 4 роки тому
form-frdm.pro Redevelop, correct corners, and add connections to format variants. 4 роки тому
form-frdm.sch Bump version numbers pending panelisation and prepare to manufacture. 4 роки тому
fp-lib-table Redesign for STM32WL SoC architecture, add features, and bump version. 4 роки тому
pwr-stmicro.sch Bump version numbers pending panelisation and prepare to manufacture. 4 роки тому
rfsw-mchip.sch Work on #141 by integrating pi networks to match impedence in antennas. 4 роки тому
rfsw-stmicro.sch Bump version numbers pending panelisation and prepare to manufacture. 4 роки тому
sym-lib-table Integrate local symbols and footprint libraries pending components. 4 роки тому