105 コミット (234e679a69044b6c222caf0bd7095db9af57a767)

作成者 SHA1 メッセージ 日付
  Michael Schloh von Bennewitz 234e679a69 Correct misaligned trace on board edge and oversized trace near cutout. 4年前
  Michael Schloh von Bennewitz f36857e49e Reverse UFL and try to finish chip antenna and 50 ohm feed line traces. 4年前
  Michael Schloh von Bennewitz 80951d020f Integrate manufacturer advice from Johanson on AE5 corner placement. 4年前
  Michael Schloh von Bennewitz c6ed8ea5c8 Reposition chip antenna to improve return loss at the target frequency. 4年前
  Michael Schloh von Bennewitz 95308f748c Set default track width, spacing, via size, and hole diameters suitably. 4年前
  Michael Schloh von Bennewitz 670ea5ea44 Try a risky consolidation of switch circuits from 39 ohm series to 220. 4年前
  Michael Schloh von Bennewitz 7d374fafcc Try to reach magic number of fourty seven tape feeders by consolidation. 4年前
  Michael Schloh von Bennewitz fb71af7c10 Resolve #160 by laboriously rerouting test point trace to an unsused pin. 4年前
  Michael Schloh von Bennewitz 55b36219e6 Improve to partially accommodate #147 bus power to backpower a host. 4年前
  Michael Schloh von Bennewitz 47cf21d85a Resolve #164 by consolidating most parts in the comment suggestion. 4年前
  Michael Schloh von Bennewitz 731c5e9822 Correct load capacitor values for LSE and modify HSE on assumptions. 4年前
  Michael Schloh von Bennewitz 33ff35773c Begin process of reducing unique part count by DNP identifying 0R. 4年前
  Michael Schloh von Bennewitz c965b8a3f8 Adjust schematic labels, relabel D8 designator to D3, and regenerate layout. 4年前
  Michael Schloh von Bennewitz bb1358e0cd Try to resolve #161 and #162 mechanical engineering problems. 4年前
  Michael Schloh von Bennewitz 59b01f1a56 Resolve 155 by adding minimal but important extra notation for alternates. 4年前
  Michael Schloh von Bennewitz a2fe5b3342 Resolve #158 and #159 by balancing resistance values of light diodes. 4年前
  Michael Schloh von Bennewitz 7d6f26ec2c Improve placement of ground indicator symbol in the bottom silkscreen. 4年前
  Michael Schloh von Bennewitz 72d65899a0 Solve automation vision errors #145 by positioning and removing fiducials. 4年前
  Michael Schloh von Bennewitz 08e361811f Route reset signal from controller chip to host, solving #153. 4年前
  Michael Schloh von Bennewitz 84c7614e99 Hack the horizontal J4 UART connector notation to accommodate an edge. 4年前
  Michael Schloh von Bennewitz f790aa3252 Reposition fiducials according to automation test results, and add FID6. 4年前
  Michael Schloh von Bennewitz 7f64df9903 Improve notations of programming connector headers avoiding JTAG. 4年前
  Michael Schloh von Bennewitz 7af8ba97f5 Improve fiducial size, form, placement, and structure to resolve #145. 4年前
  Michael Schloh von Bennewitz eb74067f05 Add test points for USB data quality assurance (especially type C.) 4年前
  Michael Schloh von Bennewitz d6f0deb432 Increase track widths and reduce (sloppy) vias in RF paths to antennas. 4年前
  Michael Schloh von Bennewitz 02bbb27912 Remove paste from unpopulated chip antenna passive pads and clarify. 4年前
  Michael Schloh von Bennewitz d8106ebb3a Add structures and circuits to support forthcoming test jig construction. 4年前
  Michael Schloh von Bennewitz 5a29587d8e Work on #141 by integrating pi networks to match impedence in antennas. 4年前
  Michael Schloh von Bennewitz dfae2135e6 Adjust label spacing slightly on designator text in the silkscreen. 4年前
  Michael Schloh von Bennewitz c80ec05067 Correct electronic design rules check results pending imminent release. 4年前
  Michael Schloh von Bennewitz 035f934f79 Repour lost filled areas on all layers, forgotten in last commit. 4年前
  Michael Schloh von Bennewitz e71589f739 Reshape and position the hack that silkscreen indicator bar. 4年前
  Michael Schloh von Bennewitz f143228cb3 Selectively remove paste apertures and replace hole cuts with drills. 4年前
  Michael Schloh von Bennewitz 9702fcfc69 Improve name text of artist signature which was too long before. 4年前
  Michael Schloh von Bennewitz 9f370cd029 Annotate J5 and J20 according to their serial protocols in silkscreens. 4年前
  Michael Schloh von Bennewitz 3dfc431d97 Mark the first JTAG SWD debug interface connector in the silkscreen. 4年前
  Michael Schloh von Bennewitz f2ad7f7ead Remove stray user drawing layer of a edge cut guidance horizontal bar. 4年前
  Michael Schloh von Bennewitz f4a7a6cc9f Bump version numbers pending panelisation and prepare to manufacture. 4年前
  Michael Schloh von Bennewitz 4f3db6f44a Correct USB bus power circuit according to reference design and adjust. 4年前
  Michael Schloh von Bennewitz 8eebf51cfb Adjust position of external display connection cutout on board bottom. 4年前
  Michael Schloh von Bennewitz 6040ddcdfa Add holes for hackfield, antenna legend, and correct enclosure hinges. 4年前
  Michael Schloh von Bennewitz 5bf1b6c077 Refine calibration suggestion from 12pF to 15pF indicated by counter. 4年前
  Michael Schloh von Bennewitz 98b1e69d93 Correct version number as indicated in silkscreen text. 4年前
  Michael Schloh von Bennewitz 1c8ea4862a Implement design review suggestions to resolve #61 and #62. 4年前
  Michael Schloh von Bennewitz 73a6ed98bc Add a test point to allow LSE crystal output redirection to a MCU pin. 4年前
  Michael Schloh von Bennewitz 95df65933d Resolve #128 by rerouting bus power to PA07 F3 to bus test circuit. 4年前
  Michael Schloh von Bennewitz 799c6fe772 Calibrate crystal circuits by trial and error pending spectrum analysis. 4年前
  Michael Schloh von Bennewitz 1f2fe604d8 Connect pads from pogo pin test matrix to GND and 3V3 to future proof. 4年前
  Michael Schloh von Bennewitz afa5216e09 Resolve #122 by removing AE7 and JP10 from the layout, and add a PWR LED. 4年前
  Michael Schloh von Bennewitz d772d2f788 Resolve #83 after tests indicate MLS correctly supplies power from PA09. 4年前