 Michael Schloh von Bennewitz
|
65703b08da
|
Import test plan including test cases and unit tests.
|
4年前 |
|
Michael Schloh von Bennewitz
|
e7de86f1c5
|
Abstract static definitions out of source containing variable code.
|
4年前 |
|
Michael Schloh von Bennewitz
|
1ff923c3ff
|
Improve wording of project description in main information.
|
4年前 |
|
Michael Schloh von Bennewitz
|
1a467fcad1
|
Include GPIO blink source file for boilerplate and correct project.
|
4年前 |
|
Michael Schloh von Bennewitz
|
30a3c02dbf
|
Import firmware and new Platform IO project with VSCode artifacts.
|
4年前 |
|
Michael Schloh von Bennewitz
|
6076ee8863
|
Indicate UHF tranceiver and power functions completing symbols.
|
4年前 |
|
Michael Schloh von Bennewitz
|
425ff0092a
|
Add MCU part symbols and missing BGA footprint to project libraries.
|
4年前 |
|
Michael Schloh von Bennewitz
|
a2807cc2b2
|
Correct title text delimiters in the project layout file.
|
4年前 |
|
Michael Schloh von Bennewitz
|
41e5f095e8
|
Include more project boilerplate structure and library cache.
|
4年前 |
|
Michael Schloh von Bennewitz
|
65161c26fa
|
Integrate local symbols and footprint libraries pending components.
|
4年前 |
|
Michael Schloh von Bennewitz
|
56dfb433cc
|
Initialise hardware engineering for imminent schematic capture.
|
4年前 |
|
Michael Schloh von Bennewitz
|
e854067c78
|
Add project infrastructure files corresponding to hardware engineering.
|
5年前 |
|
Michael Schloh von Bennewitz
|
e2775cb8b6
|
Complete project initialisation including boilerplate information.
|
5年前 |
 Stichting NLnet
|
c6526cb842
|
Initial commit
|
5年前 |
