 Michael Schloh von Bennewitz
|
a64db6a94c
|
Make a intermediate commit to track the panel design with custom planes.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
68bb4141e3
|
Add via stiching to more closely resemble the antenna datasheet reference.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
0904bbdda6
|
Resolve #31 by adding via stiching to feed lines, pending RF tests.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
d94aab0e8a
|
Update to state of panel pending 0.9.4 release to board fabrication.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
b3ffb6c035
|
Correct spelling of unique parts and regenerate portable document format.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
a36d54c0dc
|
Update panel design pending release of 0.9.4 to board fabrication.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
234e679a69
|
Correct misaligned trace on board edge and oversized trace near cutout.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
12b319a7de
|
Resolve #167 by including a EEPROM device tree entry for J3 pin 37.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
7e14a124e6
|
Include useful information relating to the temporary nature of paperclips.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
e15611b3a7
|
Correct URL of the chip antenna to change sources due to inavailability.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
1dc2ba4803
|
Add a portable document formatted generated bill archive for hard copy.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
35c3f2f83d
|
Include the approximate revision number and rearrange header and footer.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
c54941d649
|
Improve wording and allow cell span binding to view legend in foot row.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
0848ee3d5d
|
Generate and annotate a new structured spreadsheet for the CSV source.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
f36857e49e
|
Reverse UFL and try to finish chip antenna and 50 ohm feed line traces.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
65aca19040
|
Add missing entry of a Samtec FTSH THT connector for the J20 SWD footprint.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
d8d2d02ef2
|
Correct missing entry for line number two, by renumbering lines.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
80951d020f
|
Integrate manufacturer advice from Johanson on AE5 corner placement.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
c6ed8ea5c8
|
Reposition chip antenna to improve return loss at the target frequency.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
21a5e8909f
|
Correct recent tolerance configuration with redundant via diamters.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
95308f748c
|
Set default track width, spacing, via size, and hole diameters suitably.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
dce2fa31e9
|
Correct syntax errors, replace false identifiers, and remove unpopulations.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
1f3a516c01
|
Correct syntax error in parts list to avoid parsing errors.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
75ae0e50b3
|
Renumber tape feeder positions according to switch resistor consolidation.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
670ea5ea44
|
Try a risky consolidation of switch circuits from 39 ohm series to 220.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
69e759d47c
|
Renumber tape feeder position to correspond with #164 consolidation work.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
7d374fafcc
|
Try to reach magic number of fourty seven tape feeders by consolidation.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
812a589f28
|
Regenerate schematic designs for use in RF analysis and consultation.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
ca4f317856
|
Update the automated placement configuration accordingly.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
fb71af7c10
|
Resolve #160 by laboriously rerouting test point trace to an unsused pin.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
55b36219e6
|
Improve to partially accommodate #147 bus power to backpower a host.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
47cf21d85a
|
Resolve #164 by consolidating most parts in the comment suggestion.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
731c5e9822
|
Correct load capacitor values for LSE and modify HSE on assumptions.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
bbe2fa3ba0
|
Track feeder areas in use to contrast with DNP or derivative models.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
33ff35773c
|
Begin process of reducing unique part count by DNP identifying 0R.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
c965b8a3f8
|
Adjust schematic labels, relabel D8 designator to D3, and regenerate layout.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
bb1358e0cd
|
Try to resolve #161 and #162 mechanical engineering problems.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
9983967507
|
Add a specifications based representation of a J-Link mini device.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
59b01f1a56
|
Resolve 155 by adding minimal but important extra notation for alternates.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
a137ed3acd
|
Modify parts list according to recent diode and resistance corrections.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
b810dbe634
|
Resolve #154 again by correcting the 2mm and 1,6mm mounting holes to 1,8mm.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
a2fe5b3342
|
Resolve #158 and #159 by balancing resistance values of light diodes.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
7d6f26ec2c
|
Improve placement of ground indicator symbol in the bottom silkscreen.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
12d95a2a2f
|
Add a provisional (used in panelisation) frame design and solve #154.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
72d65899a0
|
Solve automation vision errors #145 by positioning and removing fiducials.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
e64c25bb4e
|
Integrate new reset host interface, documented in #153 and 08e3618.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
08e361811f
|
Route reset signal from controller chip to host, solving #153.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
e6845790e5
|
Remove partless entries corresponding with solder jumpers and annotate.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
062c71befc
|
Add a openocd(1) configuration, to enable user firmware programming.
|
4 年前 |
|
Michael Schloh von Bennewitz
|
84c7614e99
|
Hack the horizontal J4 UART connector notation to accommodate an edge.
|
4 年前 |
