 Michael Schloh von Bennewitz
|
84c7614e99
|
Hack the horizontal J4 UART connector notation to accommodate an edge.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
f790aa3252
|
Reposition fiducials according to automation test results, and add FID6.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
7f64df9903
|
Improve notations of programming connector headers avoiding JTAG.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
8c965b9b90
|
Modify tape feeder pick configuration to improve handling of parts.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
7af8ba97f5
|
Improve fiducial size, form, placement, and structure to resolve #145.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
eb74067f05
|
Add test points for USB data quality assurance (especially type C.)
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
a2e76541c1
|
Remove MPLab Snap because it fails on all Opensource (GDB) applications.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
c7e1804622
|
Add MPLab Snap and STLink V3Mini devices as candidate programmers.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
d6f0deb432
|
Increase track widths and reduce (sloppy) vias in RF paths to antennas.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
1aa5ae7f55
|
Provisionally added chip programmer dimensions and hole spacing.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
02bbb27912
|
Remove paste from unpopulated chip antenna passive pads and clarify.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
50e65f2bcb
|
Add mounting holes to the test jig and avoid upside down text in panels.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
d8106ebb3a
|
Add structures and circuits to support forthcoming test jig construction.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
70ff0c71ff
|
Develop the placement configuration pending assembly of release 0.9.2.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
5a29587d8e
|
Work on #141 by integrating pi networks to match impedence in antennas.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
b3b668c47c
|
Calibrate for tooling update to 0.9.2 and prepare for placments.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
c42820dfaa
|
Update according to latest state of the SMT assembly lab toolset.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
dfae2135e6
|
Adjust label spacing slightly on designator text in the silkscreen.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
c80ec05067
|
Correct electronic design rules check results pending imminent release.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
035f934f79
|
Repour lost filled areas on all layers, forgotten in last commit.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
e71589f739
|
Reshape and position the hack that silkscreen indicator bar.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
7d0f59100f
|
Add forgotten but used in layout replacement for cut holes a module.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
898da4fa7c
|
Regenerate portable document format schematic capture for update.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
f143228cb3
|
Selectively remove paste apertures and replace hole cuts with drills.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
8e9ea6370a
|
Generate and curate parts list, panel design, and stencil foil.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
3ba5b2870f
|
Add out of tree footprint module files for inclusion in manufacturing.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
9702fcfc69
|
Improve name text of artist signature which was too long before.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
719e193c1b
|
Add a 45mm large mousebite panel tab to accommodate enclosure hinges.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
9f370cd029
|
Annotate J5 and J20 according to their serial protocols in silkscreens.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
3dfc431d97
|
Mark the first JTAG SWD debug interface connector in the silkscreen.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
7d49528ff2
|
Reflect information from bug reports #129 and #130 pending VNA tests.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
f2ad7f7ead
|
Remove stray user drawing layer of a edge cut guidance horizontal bar.
|
4 роки тому |
 Michael Schloh von Bennewitz
|
f4a7a6cc9f
|
Bump version numbers pending panelisation and prepare to manufacture.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
4f3db6f44a
|
Correct USB bus power circuit according to reference design and adjust.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
8eebf51cfb
|
Adjust position of external display connection cutout on board bottom.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
6040ddcdfa
|
Add holes for hackfield, antenna legend, and correct enclosure hinges.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
5bf1b6c077
|
Refine calibration suggestion from 12pF to 15pF indicated by counter.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
c4e91a8557
|
Update parts list according to recent corrections in schematic capture.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
98b1e69d93
|
Correct version number as indicated in silkscreen text.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
1c8ea4862a
|
Implement design review suggestions to resolve #61 and #62.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
73a6ed98bc
|
Add a test point to allow LSE crystal output redirection to a MCU pin.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
95df65933d
|
Resolve #128 by rerouting bus power to PA07 F3 to bus test circuit.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
e14d4526eb
|
Calibrate crystal circuits by trial and error pending spectrum analysis.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
799c6fe772
|
Calibrate crystal circuits by trial and error pending spectrum analysis.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
1f2fe604d8
|
Connect pads from pogo pin test matrix to GND and 3V3 to future proof.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
afa5216e09
|
Resolve #122 by removing AE7 and JP10 from the layout, and add a PWR LED.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
d772d2f788
|
Resolve #83 after tests indicate MLS correctly supplies power from PA09.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
a6fcbdf613
|
Resolve bug report #118 by replacing 10pF with 7pF load capacitors.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
8c6be81782
|
Update generated schematic output to correspond with current design.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
89c95b975f
|
Bump hardware revision number pending tag for design review.
|
4 роки тому |
