NLNetfound
/
dsendcomm
2
2
Fork 0
Code Issues 82 Pull Requests 0 Releases 5 Wiki Activity
286 Commits
1 Branch
64MB
Tree: ea19d4720a
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'ea19d4720a'
${ noResults }
Commit Graph

2 Commits (ea19d4720a96060c9f2f3a2913c61c7d16e9f298)

Author SHA1 Message Date
  Michael Schloh von Bennewitz 50e65f2bcb Add mounting holes to the test jig and avoid upside down text in panels. 4 years ago
  Michael Schloh von Bennewitz d8106ebb3a Add structures and circuits to support forthcoming test jig construction. 4 years ago
  Michael Schloh von Bennewitz 060584f6bc Complete milestone 'Blank FR4 design' for remaining device formats. 4 years ago