Home Esplora Aiuto
Accedi
NLNetfound
/
dsendcomm
2
2
Forka 0
Codice Problemi 82 Pull Requests 0 Rilasci 5 Wiki Attività
286 Commit
1 Ramo (Branch)
64MB
Albero (Tree): ea19d4720a
master
REL_2
PRE_2
REL_1
PRE_1
DCHK_1
Rami (Branch) Tag
${ item.name }
Crea branch ${ searchTerm }
da 'ea19d4720a'
${ noResults }
Grafico dei commit

2 Commit (ea19d4720a96060c9f2f3a2913c61c7d16e9f298)

Autore SHA1 Messaggio Data
  Michael Schloh von Bennewitz 50e65f2bcb Add mounting holes to the test jig and avoid upside down text in panels. 4 anni fa
  Michael Schloh von Bennewitz d8106ebb3a Add structures and circuits to support forthcoming test jig construction. 4 anni fa
  Michael Schloh von Bennewitz 060584f6bc Complete milestone 'Blank FR4 design' for remaining device formats. 4 anni fa
Europalab Devices | Networks
italiano
italiano English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil polski български suomi Türkçe čeština српски svenska 한국어
JavaScript licenses API DigitalOcean Impressum Datenschutz