Europalab Devices produces a LoRaWAN transmitting client node, specialised for higher research of actuator and sensor assisted IoT networks. https://dev.europalab.com/nlnet/20200000/
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
Michael Schloh von Bennewitz 73d2e45c06 Improve continuity of the ground plane of the top layer by adding a via. пре 4 година
..
billofmat Correct flawed U2 package size and bump revision pending release. пре 4 година
fabplace Include bottom layer positions for tool configuration and machine import. пре 4 година
libraries Add a library symbol for the soon to be added audio level sensor. пре 4 година
modules Add footprints and shaded models for soon to be added sensors. пре 4 година
.gitignore Include positions for forthcoming tool configuration and machine import. пре 4 година
LICENSE Add project infrastructure files corresponding to hardware engineering. пре 5 година
conn-mchip.sch Bump revision pending release to panelisation and imminent fabrication. пре 4 година
conn-stmicro.sch Bump revision pending release to panelisation and imminent fabrication. пре 4 година
ctrl-mchip.sch Correct flawed U2 package size and bump revision pending release. пре 4 година
ctrl-stmicro.sch Bump revision pending release to panelisation and imminent fabrication. пре 4 година
dscomm-cache.lib Resolve #80 and #89 by adding a 1 uF decoupling capacitor and connector. пре 4 година
dscomm.kicad_pcb Improve continuity of the ground plane of the top layer by adding a via. пре 4 година
dscomm.net Correct flawed U2 package size and bump revision pending release. пре 4 година
dscomm.pro Adjust track width, via drills, and annular rings to minimum specs. пре 4 година
dscomm.sch Bump revision pending release to panelisation and imminent fabrication. пре 4 година
elabdev-black.kicad_wks Include more project boilerplate structure and library cache. пре 4 година
elabdev-white.kicad_wks Include more project boilerplate structure and library cache. пре 4 година
feat-mchip.sch Bump revision pending release to panelisation and imminent fabrication. пре 4 година
fp-lib-table Redesign for STM32WL SoC architecture, add features, and bump version. пре 4 година
pwr-stmicro.sch Bump revision pending release to panelisation and imminent fabrication. пре 4 година
rfsw-mchip.sch Bump revision pending release to panelisation and imminent fabrication. пре 4 година
rfsw-stmicro.sch Bump revision pending release to panelisation and imminent fabrication. пре 4 година
sym-lib-table Integrate local symbols and footprint libraries pending components. пре 4 година