297 次代码提交 (98fe39c335fd66621fcaa3007feba3029595c0e4)
 

作者 SHA1 备注 提交日期
  Michael Schloh von Bennewitz 6c5b7f37b9 Commit overlooked file name change from previous renaming. 4 年前
  Michael Schloh von Bennewitz dde3d94692 Add forgotten Raspberry Pi 40W female connector material information. 4 年前
  Michael Schloh von Bennewitz 22eb0a237f Rename the bill of materials associated with Microchip SiP parts. 4 年前
  Michael Schloh von Bennewitz cd5e47e89f Integrate new audio level sensor library symbol and regenerate netlists. 4 年前
  Michael Schloh von Bennewitz 6e8d767677 Correct TSNP name, adjust crystal capacitors, and add an audio sensor. 4 年前
  Michael Schloh von Bennewitz 7b4a5a9ded Correct TSNP package name after adding corresponding footprint. 4 年前
  Michael Schloh von Bennewitz fa1bcf02a3 Add a Grove connector, audio level sensor, and remove a UART test point. 4 年前
  Michael Schloh von Bennewitz 7435efc28c Add a library symbol for the soon to be added audio level sensor. 4 年前
  Michael Schloh von Bennewitz 04a0c9943b Add footprints and shaded models for soon to be added sensors. 4 年前
  Michael Schloh von Bennewitz 166e5a0520 Correct TSNP package name and adjust crystal capacitors accordingly. 4 年前
  Michael Schloh von Bennewitz f332c465c1 Correct serial connector library symbol for future compatability. 4 年前
  Michael Schloh von Bennewitz 7e9d77859b Bump version number pending layout engineering of STM32WL SiP migration. 4 年前
  Michael Schloh von Bennewitz 9a36de62c9 Correct footprint related flaws in preparation for layout edition. 4 年前
  Michael Schloh von Bennewitz 06be85075b Renumber and bump version pending layout edition of ST SoC migration. 4 年前
  Michael Schloh von Bennewitz 1f6ccf22da Improve placement of RF switch circuits by centering entire schematic. 4 年前
  Michael Schloh von Bennewitz f124b45881 Correct flawed connector symbol in schematic for SiP architecture. 4 年前
  Michael Schloh von Bennewitz e1e0f5c1d5 Redesign for STM32WL SoC architecture, add features, and bump version. 4 年前
  Michael Schloh von Bennewitz b40d64841f Add a comment collumn to accommodate do not place (DNP) parts. 4 年前
  Michael Schloh von Bennewitz 494fcf43c1 Complete bill of materials for current prototype design revision 0.8.2. 4 年前
  Michael Schloh von Bennewitz cff212170b Add a paste layer to NPTH mounts to configure for foil apertures. 4 年前
  Michael Schloh von Bennewitz 44bdd2e1e4 Bump hardware revision number pending release to manufacturing. 4 年前
  Michael Schloh von Bennewitz 65fc253676 Add panel support like mouse bite integrated tabs for panelisation. 4 年前
  Michael Schloh von Bennewitz 5da94c3830 Include a solderfield breadboard to support daughterboard development. 4 年前
  Michael Schloh von Bennewitz c0aa16f26e Resolve #35 add a board to board connector to prepare daughterboards. 4 年前
  Michael Schloh von Bennewitz f7c398852a Resolve #33 Align panel to Stencil8 by relocating mount holes slightly. 4 年前
  Michael Schloh von Bennewitz 04d94df71d Avoid tracking manufacturing archives and selectively copy to releases. 4 年前
  Michael Schloh von Bennewitz 0a3fb0548d Resolve #21 publish a bill of materials, in draft without suppliers. 4 年前
  Michael Schloh von Bennewitz 9ef3094d39 Resolve #32 include missing footprints by adding shaded models. 4 年前
  Michael Schloh von Bennewitz 6c7b76d799 Bump hardware revision number pending milestone progress and test cycle. 4 年前
  Michael Schloh von Bennewitz d07d09c41a Increase parts count to 124, and connect all remaining circuits. 4 年前
  Michael Schloh von Bennewitz 15d9f44faf Regenerate the netlist after introducing solder jumpers for antennas. 4 年前
  Michael Schloh von Bennewitz b657eb2ec5 Add solder switch symbols for use in new antenna decoupling from switch. 4 年前
  Michael Schloh von Bennewitz 7229a08eed Add solder jumpers to decouple antenna array from transceiver switch. 4 年前
  Michael Schloh von Bennewitz 772f799d43 Connect power voltage and ground to bottom quarter of board parts. 4 年前
  Michael Schloh von Bennewitz b7623201ba Dump layout regeneration after trying to design new test points. 4 年前
  Michael Schloh von Bennewitz 2fa32f80c2 Add test points to allow flexible postassembly prototype debugging. 4 年前
  Michael Schloh von Bennewitz 4a6fe14ba6 Apply copper pours to all layers with ground nets except on layer 3. 4 年前
  Michael Schloh von Bennewitz 2aa746b314 Add logos to schematic, that unfortunately do not fit in the layout. 4 年前
  Michael Schloh von Bennewitz dc6f024b36 Remove pad to pad spacing tolerance error to almost completely correct. 4 年前
  Michael Schloh von Bennewitz 4a041e91f9 Clean up vias, tracks, spacing, and remove redundant segments. 4 年前
  Michael Schloh von Bennewitz fe06fd495f Adjust track width, via drills, and annular rings to minimum specs. 4 年前
  Michael Schloh von Bennewitz 50ca6fbb0b Connect remaining USB data and UART data circuits for input output. 4 年前
  Michael Schloh von Bennewitz dca0d14ff0 Correct flawed net in cross connected serial wire debug contacts. 4 年前
  Michael Schloh von Bennewitz 7cadc14d8f Connect both LEDs to MCU pins for controlling user output. 4 年前
  Michael Schloh von Bennewitz b639be76b3 Complete draft revision of the radio frequency switch circuit. 4 年前
  Michael Schloh von Bennewitz 2063328cb1 Remove useless chip antenna which takes up more area than total size. 4 年前
  Michael Schloh von Bennewitz b1fa69de4a Replace coin cell battery holder and move crystal to make room. 4 年前
  Michael Schloh von Bennewitz 6daad3ba72 Complete most circuits pending layout of RF switch and passive arrays. 4 年前
  Michael Schloh von Bennewitz 53362e2b0c Upload intermediate layout design with most decapsulation circuits. 4 年前
  Michael Schloh von Bennewitz 8d28560c4e Tighten tolerances to highest four layer ENIG cheap fabrication capacity. 4 年前