 Michael Schloh von Bennewitz
|
9ff259eef9
|
Prepare to import a devtree fragment and new EEPROM logic for GPIO resets.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
b07955925c
|
Increment date year numbers to correspond with the current year 2021.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
049fd1d2fa
|
Backport decrease of luminosity modification for D3/R40 power LED pair.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
ea19d4720a
|
Increment identifiers to indicate the new year after the spring festival.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
4b34cb33cb
|
Fix false inclusion bug and decrudify poorly formatted source lines.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
bb6402bbd6
|
Resolve #174 by replacing and modifying logic according to another model.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
2beb1f6ca3
|
Resolve #175 by including recommended antenna models in the parts list.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
fb799c1632
|
Modify antenna modification text to at least include jumper numbers.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
df1e5480bb
|
Resolve #67 by reviewing parts in stock and editing a corresponding legend.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
ef09d61643
|
Replace 1K value with 2K4 for R40 to dim power indicator LED D3.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
66cc2e4438
|
Remove paste on DNP R41, backout 8819d77 15/18pF, and correct placements.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
b8fb9b9d94
|
Assign feeders and chiplist to nozzle matrix and deselect dev model parts.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
b9f6f61168
|
Add capacitor and inductor value modifications for integrated pi network.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
d56f6cc9e4
|
Complete HSE adjustment specification of load capacitors in the parts list.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
8819d778aa
|
Resolve #123 by replacing C94 and C95 values with 18pF following analysis.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
4e84bae6b9
|
Modify second crystal load capacitance following spectrum analysis.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
39e7dba495
|
Configure the panel first chip positions and many feeder corrections.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
ef19061f70
|
Consider the problem of false tag indexes when releasing past tense.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
76f8fc95be
|
Partially resolve #55 by reducing vias and severed traces in the RF path.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
af5147cf78
|
Correct superfluous placeholder entry (remaining after consolidation.)
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
9f10c7d742
|
Configure the tape reel positions and their feed box mappings.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
89e932a840
|
Solve the problem causing a layout error (79794b0) in the part footprint.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
79794b0a07
|
Correct the mask clearance for the RF switch causing a paste problem.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
6341ccec33
|
Adjust placement configuration to reflect ferrite bead consolidation.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
8c2fc0481e
|
Replace tape feeders and regenerate following ferrite bead consolidation.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
bd529efcb4
|
Modify and consolidate both ferrite beads according to manufacturer advice.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
b91f6a00b8
|
Regenerate foil apertures to match panel corrections near J4 connector.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
e308d27de8
|
Improve comment describing the backpowering function of FB2 and JP7.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
72c593b8f8
|
Recorrect format from PDF to Gerber RS-274X and repaint pour hatches.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
8e0ade7765
|
Recorrect panelised format when plotting Gerber and Excellon archives.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
b576aba216
|
Inform of imminent release and record revision numbers of releases.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
9da63878d4
|
Record a release engineering checklist for reasons of quality assurance.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
63af4224c6
|
Reconfigure automated placer configuration pending release to manufacturing.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
88d7d2197e
|
Include layout plots in addition to schematic and parts list of type PDF.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
991ad27237
|
Regenerate portable document format schematic capture for release.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
e55d772e7e
|
Modify SWDCLK route between programming connectors to satisfy fabricator.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
daa7f7c387
|
Reconnect solderfield pads and satisfy board fabricator trace to hole.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
44f662eb77
|
Correct the target output directory path to correspond with panels.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
9afc5ee2ca
|
Correct the target output directory path to correspond with foils.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
2287982aa1
|
Improve descriptive text on prototype assembly frame top layer.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
659c316ae0
|
Bump revision numbers, dates, and copyright pending release to manufacturing.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
409d07abe1
|
Redesign panel and foil for board fabrication after adding via stiching.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
a64db6a94c
|
Make a intermediate commit to track the panel design with custom planes.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
68bb4141e3
|
Add via stiching to more closely resemble the antenna datasheet reference.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
0904bbdda6
|
Resolve #31 by adding via stiching to feed lines, pending RF tests.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
d94aab0e8a
|
Update to state of panel pending 0.9.4 release to board fabrication.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
b3ffb6c035
|
Correct spelling of unique parts and regenerate portable document format.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
a36d54c0dc
|
Update panel design pending release of 0.9.4 to board fabrication.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
234e679a69
|
Correct misaligned trace on board edge and oversized trace near cutout.
|
4 년 전 |
|
Michael Schloh von Bennewitz
|
12b319a7de
|
Resolve #167 by including a EEPROM device tree entry for J3 pin 37.
|
4 년 전 |
