 Michael Schloh von Bennewitz
|
c965b8a3f8
|
Adjust schematic labels, relabel D8 designator to D3, and regenerate layout.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
a2fe5b3342
|
Resolve #158 and #159 by balancing resistance values of light diodes.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
08e361811f
|
Route reset signal from controller chip to host, solving #153.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
f790aa3252
|
Reposition fiducials according to automation test results, and add FID6.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
7af8ba97f5
|
Improve fiducial size, form, placement, and structure to resolve #145.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
eb74067f05
|
Add test points for USB data quality assurance (especially type C.)
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
d8106ebb3a
|
Add structures and circuits to support forthcoming test jig construction.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
5a29587d8e
|
Work on #141 by integrating pi networks to match impedence in antennas.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
f143228cb3
|
Selectively remove paste apertures and replace hole cuts with drills.
|
4 роки тому |
 Michael Schloh von Bennewitz
|
f4a7a6cc9f
|
Bump version numbers pending panelisation and prepare to manufacture.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
4f3db6f44a
|
Correct USB bus power circuit according to reference design and adjust.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
6040ddcdfa
|
Add holes for hackfield, antenna legend, and correct enclosure hinges.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
5bf1b6c077
|
Refine calibration suggestion from 12pF to 15pF indicated by counter.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
1c8ea4862a
|
Implement design review suggestions to resolve #61 and #62.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
73a6ed98bc
|
Add a test point to allow LSE crystal output redirection to a MCU pin.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
95df65933d
|
Resolve #128 by rerouting bus power to PA07 F3 to bus test circuit.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
799c6fe772
|
Calibrate crystal circuits by trial and error pending spectrum analysis.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
1f2fe604d8
|
Connect pads from pogo pin test matrix to GND and 3V3 to future proof.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
afa5216e09
|
Resolve #122 by removing AE7 and JP10 from the layout, and add a PWR LED.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
d772d2f788
|
Resolve #83 after tests indicate MLS correctly supplies power from PA09.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
a6fcbdf613
|
Resolve bug report #118 by replacing 10pF with 7pF load capacitors.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
89c95b975f
|
Bump hardware revision number pending tag for design review.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
8c114dd4b4
|
Correct optional PA14_XIN and PA15_XOUT external crystal floating pins.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
52eec91b20
|
Correct HSE circuit and remove JP26, add RFSW testpoints and text.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
7c358ddd46
|
Resolve #114 by replacing flawed 27 pF value with 2,7 pF throughout.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
819a415fc9
|
Modify deprecated secure element model to new ATECC608B throughout.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
f6764b5d5e
|
Add top layer test points to connect with bottom layer solder grid.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
40a2b218fe
|
Redevelop, correct corners, and add connections to format variants.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
62e6e0b06b
|
Regenerate and commit the netlist reflecting the power flag addition.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
7c2b89e222
|
Correct flawed U2 package size and bump revision pending release.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
55a0f50266
|
Resolve #71 by replacing the 0402 part with a same brand 0805 part.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
7da0bfb1b5
|
Connect spring contacts for daughterboard and add jumper to resolve #88.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
b4f491a6d1
|
Add a ambient light sensor circuit and route to the MCU.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
06ee3e4234
|
Resolve #80 and #89 by adding a 1 uF decoupling capacitor and connector.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
787e5fed89
|
Resolve #76 by replacing triangle solder jumper shapes with ovals.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
7e32c82a2f
|
Resolve #75 by replacing header pin footprints with solder jumpers.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
8e36a89bf0
|
Resolve #72 and #74 by rerouting traces, jumpers, and pads.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
d1de14d468
|
Resolve #81 and #82 by replacing oscillator circuit and inductors.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
cd5e47e89f
|
Integrate new audio level sensor library symbol and regenerate netlists.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
166e5a0520
|
Correct TSNP package name and adjust crystal capacitors accordingly.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
9a36de62c9
|
Correct footprint related flaws in preparation for layout edition.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
06be85075b
|
Renumber and bump version pending layout edition of ST SoC migration.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
e1e0f5c1d5
|
Redesign for STM32WL SoC architecture, add features, and bump version.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
5da94c3830
|
Include a solderfield breadboard to support daughterboard development.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
c0aa16f26e
|
Resolve #35 add a board to board connector to prepare daughterboards.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
15d9f44faf
|
Regenerate the netlist after introducing solder jumpers for antennas.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
2fa32f80c2
|
Add test points to allow flexible postassembly prototype debugging.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
2aa746b314
|
Add logos to schematic, that unfortunately do not fit in the layout.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
dca0d14ff0
|
Correct flawed net in cross connected serial wire debug contacts.
|
4 роки тому |
|
Michael Schloh von Bennewitz
|
cc5a03834a
|
Correct power circuit in LED parts that require a power flag.
|
4 роки тому |
