 Michael Schloh von Bennewitz
|
166e5a0520
|
Correct TSNP package name and adjust crystal capacitors accordingly.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
f332c465c1
|
Correct serial connector library symbol for future compatability.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
7e9d77859b
|
Bump version number pending layout engineering of STM32WL SiP migration.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
9a36de62c9
|
Correct footprint related flaws in preparation for layout edition.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
06be85075b
|
Renumber and bump version pending layout edition of ST SoC migration.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
1f6ccf22da
|
Improve placement of RF switch circuits by centering entire schematic.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
f124b45881
|
Correct flawed connector symbol in schematic for SiP architecture.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
e1e0f5c1d5
|
Redesign for STM32WL SoC architecture, add features, and bump version.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
b40d64841f
|
Add a comment collumn to accommodate do not place (DNP) parts.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
494fcf43c1
|
Complete bill of materials for current prototype design revision 0.8.2.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
cff212170b
|
Add a paste layer to NPTH mounts to configure for foil apertures.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
44bdd2e1e4
|
Bump hardware revision number pending release to manufacturing.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
65fc253676
|
Add panel support like mouse bite integrated tabs for panelisation.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
5da94c3830
|
Include a solderfield breadboard to support daughterboard development.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
c0aa16f26e
|
Resolve #35 add a board to board connector to prepare daughterboards.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
f7c398852a
|
Resolve #33 Align panel to Stencil8 by relocating mount holes slightly.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
04d94df71d
|
Avoid tracking manufacturing archives and selectively copy to releases.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
0a3fb0548d
|
Resolve #21 publish a bill of materials, in draft without suppliers.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
9ef3094d39
|
Resolve #32 include missing footprints by adding shaded models.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
6c7b76d799
|
Bump hardware revision number pending milestone progress and test cycle.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
d07d09c41a
|
Increase parts count to 124, and connect all remaining circuits.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
15d9f44faf
|
Regenerate the netlist after introducing solder jumpers for antennas.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
b657eb2ec5
|
Add solder switch symbols for use in new antenna decoupling from switch.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
7229a08eed
|
Add solder jumpers to decouple antenna array from transceiver switch.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
772f799d43
|
Connect power voltage and ground to bottom quarter of board parts.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
b7623201ba
|
Dump layout regeneration after trying to design new test points.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
2fa32f80c2
|
Add test points to allow flexible postassembly prototype debugging.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
4a6fe14ba6
|
Apply copper pours to all layers with ground nets except on layer 3.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
2aa746b314
|
Add logos to schematic, that unfortunately do not fit in the layout.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
dc6f024b36
|
Remove pad to pad spacing tolerance error to almost completely correct.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
4a041e91f9
|
Clean up vias, tracks, spacing, and remove redundant segments.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
fe06fd495f
|
Adjust track width, via drills, and annular rings to minimum specs.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
50ca6fbb0b
|
Connect remaining USB data and UART data circuits for input output.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
dca0d14ff0
|
Correct flawed net in cross connected serial wire debug contacts.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
7cadc14d8f
|
Connect both LEDs to MCU pins for controlling user output.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
b639be76b3
|
Complete draft revision of the radio frequency switch circuit.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
2063328cb1
|
Remove useless chip antenna which takes up more area than total size.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
b1fa69de4a
|
Replace coin cell battery holder and move crystal to make room.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
6daad3ba72
|
Complete most circuits pending layout of RF switch and passive arrays.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
53362e2b0c
|
Upload intermediate layout design with most decapsulation circuits.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
8d28560c4e
|
Tighten tolerances to highest four layer ENIG cheap fabrication capacity.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
7519f8f491
|
Adjust ball pad clearance and solder mask aperature to allow sanity.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
802ec1d175
|
Reflect corrections in power circuits and generally develop layout.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
cc5a03834a
|
Correct power circuit in LED parts that require a power flag.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
636ecc14e6
|
Correct flawed ground short in secure element authentication circuit.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
8da9ab17c4
|
Correct electrical connection to chip and loop antenna symbol.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
eedb5cdd42
|
Improve mounting hole unit numbering by hand modifying identifiers.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
2efab65f8a
|
Add nested part to allow either DFN or SOIC secure elements to be used.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
9364408811
|
Correct footprint for Atmel secure element to comply with standards.
|
5 years ago |
|
Michael Schloh von Bennewitz
|
36323d05c0
|
Improve tab text and position of mouse bites pending part placements.
|
5 years ago |
